Digital Logic Design (Book by M. Morris Mano) تصميم منطقي رقمي

Course Content

CHAPTER 1 Digital Systems and Binary Numbers

1. Digital Logic Design Decimal, Binary, Octal and Hexadecimal تصميم منطقي رقمي

00:00
2. from binary to Decimal and from Decimal to binary

00:00
3. Octal and decimal and binary conversion

00:00
4. Hexadecimal-binary conversion

00:00
5. converting from any number system to decimal

00:00
6. converting from Decimal to any number system

00:00
7. converting from any number system to decimal using calculator (integers)

00:00
8. converting from any number system to decimal using calculator (fraction)

00:00
9. converting from any number system to any number system using calculator

00:00
10. Binary coded decimal (BCD)

00:00
11. Gray code

00:00
12. ASCII code

00:00
13. Binary Addition

00:00
14. Binary Subtraction – Borrowing method

00:00
15. Signed Binary Athematic

00:00
16. Signed numbers and 1’s 1nd 2’s complement

00:00

CHAPTER 1 Digital Systems and Binary Numbers | حلول مسائل الكتاب

CHAPTER 2 Boolean Algebra and Logic Gates

CHAPTER 2 Boolean Algebra and Logic Gates | حلول مسائل الكتاب

Q2.2 | solution

08:08
Q2.3 | solution

09:26
Q2.4 | solution

16:13
Q2.5 | solution

11:38
Q2.8 | solution

05:19
Q2.9 | solution

06:50
Q2.11 | solution

06:09
Q2.12 | solution

03:29
Q2.13 | solution

00:00
Q2.14 | solution

00:00
Q2.15 | solution

00:00
Q2.17 | solution

00:00
Q2.18 | solution

00:00
Q2.19 | solution

00:00
Q2.23 | solution

00:00
Q2.27 | solution

00:00
Q2.29 | solution

00:00

CHAPTER 3 Gate-Level Minimization

1. Simplification of Expressions and Logic Circuit Analysis

00:00
2. Karnaugh maps

00:00
3. Example 1 and Example 2 solution

00:00
4. Example 3 and Example 4 solution

00:00
5. Example 5, Example 6, Example 7, Example 8 and Example 9 solution

00:00
6. Don’t Care Cases

00:00
7. Example 10 solution

00:00
8. Design Logic Circuits

00:00
9. Logic gates – (XOR-XNOR)

00:00
10. Logic gates – NAND

00:00
11. Logic gates – build using NAND gated

00:00
12. Logic gates – NOR

00:00
13. Pulsed Waveforms

00:00

CHAPTER 3 Gate-Level Minimization | حلول مسائل الكتاب

Q3.1 | solution

10:56
Q3.2 | solution

10:30
Q3.3 | solution

12:52
Q3.4 | solution

13:26
Q3.5 | solution

12:42
Q3.6 | solution

21:59
Q3.7 | solution

20:31
Q3.8 | solution

12:58
Q3.11 | solution

05:25
Q3.12 | solution

10:55
Q3.13 | solution

35:41
Q3.15 | solution

11:12
Q3.16 | solution

26:37
Q3.17 | solution

00:00
Q3.18 | solution

00:00
Q3.19 | solution

00:00
Q3.20 | solution

00:00
Q3.21 | solution

00:00
Q3.22 | solution

00:00
Q3.23 | solution

00:00
Q3.24 | solution

00:00
Q3.26 | solution

15:30
Q3.30 | solution

00:00

CHAPTER 4 Combinational Logic

1. Combinational Circuits

00:00
2. Binary Half Adder

00:00
3. Binary Full Adder

00:00
4. Binary 4-bit Adder

00:00
5. Carry Look ahead Adder

00:00
6.1- bit Comparator

00:00
7. 4- bit Comparator

00:00
8. binary Subtractor

00:00
9. decoder

00:00
10. Encoder

00:00
11.Priority Encoder Encoder

00:00
12. Multiplexer

00:00
13. Tri-state buffer

00:00
14. Demultiplexer

00:00

CHAPTER 4 Combinational Logic | حلول مسائل الكتاب

Q4.1 | solution

33:50
Q4.2 | solution

12:11
Q4.3 | solution

00:00
Q4.4 | solution

00:00
Q4.5 | solution

00:00
Q4.6 | solution

00:00
Q4.10 | solution

00:00
Q4.11 | solution

00:00
Q4.23 | solution

00:00
Q4.24 | solution

00:00
Q4.26 | solution

00:00
Q4.28 | solution

00:00
Q4.31 | solution

07:37
Q4.32 | solution

19:04
Q4.33 | solution

08:40
Q4.35 | solution

00:00

Course Content

CHAPTER 1 Digital Systems and Binary Numbers

CHAPTER 1 Digital Systems and Binary Numbers | حلول مسائل الكتاب

Problem 1.7 حل سؤال في الكتاب

Problem 1.17 حل سؤال في الكتاب

CHAPTER 2 Boolean Algebra and Logic Gates

5. Boolean Algebra Basic Theorems

6. Boolean Function

7. Standard Form

8. Algebraic Manipulations

9. Complement Function

10. Minterm & Maxterm

11. Canonical Form (CSOP & CPOS)

12. binary function

CHAPTER 2 Boolean Algebra and Logic Gates | حلول مسائل الكتاب

Q2.2 | solution

Q2.3 | solution

Q2.4 | solution

Q2.5 | solution

Q2.8 | solution

Q2.9 | solution

Q2.11 | solution

Q2.12 | solution

Q2.13 | solution

Q2.14 | solution

Q2.15 | solution

Q2.17 | solution

Q2.18 | solution

Q2.19 | solution

Q2.23 | solution

Q2.27 | solution

Q2.29 | solution

CHAPTER 3 Gate-Level Minimization

1. Simplification of Expressions and Logic Circuit Analysis

2. Karnaugh maps

3. Example 1 and Example 2 solution

4. Example 3 and Example 4 solution

5. Example 5, Example 6, Example 7, Example 8 and Example 9 solution

6. Don’t Care Cases

7. Example 10 solution

8. Design Logic Circuits

9. Logic gates – (XOR-XNOR)

10. Logic gates – NAND

11. Logic gates – build using NAND gated

12. Logic gates – NOR

13. Pulsed Waveforms

CHAPTER 3 Gate-Level Minimization | حلول مسائل الكتاب

Q3.1 | solution

Q3.2 | solution

Q3.3 | solution

Q3.4 | solution

Q3.5 | solution

Q3.6 | solution

Q3.7 | solution

Q3.8 | solution

Q3.11 | solution

Q3.12 | solution

Q3.13 | solution

Q3.15 | solution

Q3.16 | solution

Q3.17 | solution

Q3.18 | solution

Q3.19 | solution

Q3.20 | solution

Q3.21 | solution

Q3.22 | solution

Q3.23 | solution

Q3.24 | solution

Q3.26 | solution

Q3.30 | solution

CHAPTER 4 Combinational Logic

1. Combinational Circuits

2. Binary Half Adder

3. Binary Full Adder

4. Binary 4-bit Adder

5. Carry Look ahead Adder

6.1- bit Comparator

7. 4- bit Comparator

8. binary Subtractor

9. decoder