10. Binary coded decimal (BCD) | si-manual

محتوى الكورس

Lecture 1 Number Systems & Conversion

0/14

1. Digital Logic Design Decimal, Binary, Octal and Hexadecimal تصميم منطقي رقمي

2. from binary to Decimal and from Decimal to binary

5. converting from any number system to decimal

6. converting from Decimal to any number system

3. Octal and decimal and binary conversion

4. Hexadecimal-binary conversion

13. Binary Addition

14. Binary Subtraction – Borrowing method

14.1 Binary Multiplication

14.2 Binary Division

signed Binary Arithmetic using 1’s and 2’s complements

10. Binary coded decimal (BCD)

Sheet 1 solution

0/8

Lecture 2 Boolean Algebra Part 1

0/10

1. Logic Circuit

2. Boolean Algebra (BA)

3. Boolean Algebra Postulate

4. Priority Operator and Duality Principal

5. Boolean Algebra Basic Theorems

6. Boolean Function

7. Standard Form

8. Algebraic Manipulations

9. Complement Function

10. Minterm & Maxterm

Sheet 2 solution

0/7

EEL 209 Midterm 2026 | حل الميدترم

0/5

Q1 | EEL 209 Midterm 2026 solution

Q2 | EEL 209 Midterm 2026 solution

Q3 | EEL 209 Midterm 2026 solution

Q4 | EEL 209 Midterm 2026 solution

Q5 | EEL 209 Midterm 2026 solution

Lecture 2 Boolean Algebra Part 2

0/12

1. Simplification of Expressions and Logic Circuit Analysis

2. Karnaugh maps

3. Example 1 and Example 2 solution

4. Example 3 and Example 4 solution

5. Example 5, Example 6, Example 7, Example 8 and Example 9 solution

6. Don’t Care Cases

7. Example 10 solution

8. Design Logic Circuits

9. Logic gates – (XOR-XNOR)

10. Logic gates – NAND

11. Logic gates – build using NAND gated

12. Logic gates – NOR

Lecture 3 Multiplexer & Decoder

0/4

1. Combinational Circuits

2. Demultiplexer

Sheet 3 solution

0/5

Q1-Q4 | MUX and DEMUX Definitions and Symbols

Q5 | 4-to-1 MUX using 2-to-1 MUX

Q6 | 16-to-1 MUX using 4-to-1 MUX

Q7 | 1-to-16 DEMUX using 1-to-4 DEMUX

Q8 | Decoder and BCD to 7-Segment

Lecture 4 Latches & Flip Flops

0/6

1. Sequential Circuits

5. JK Filp Flop

Lecture 5 Registers and Counters

0/6

5. registers parrallal load

6. shift registers

2. 2-bit Counters and frequency divider

3. 3-bit Counters

4. Modulus-12 counter

CHAPTER 3 Gate-Level Minimization | حلول مسائل الكتاب

0/23

Q3.1 | solution

Q3.2 | solution

Q3.3 | solution

Q3.4 | solution

Q3.5 | solution

Q3.6 | solution

Q3.7 | solution

Q3.8 | solution

Q3.11 | solution

Q3.12 | solution

Q3.13 | solution

Q3.15 | solution

Q3.16 | solution

Q3.17 | solution

Q3.18 | solution

Q3.19 | solution

Q3.20 | solution

Q3.21 | solution

Q3.22 | solution

Q3.23 | solution

Q3.24 | solution

Q3.26 | solution

Q3.30 | solution

CHAPTER 4 Combinational Logic | حلول مسائل الكتاب

0/16

Q4.1 | solution

Q4.2 | solution

Q4.3 | solution

Q4.4 | solution

Q4.5 | solution

Q4.6 | solution

Q4.10 | solution

Q4.11 | solution

Q4.23 | solution

Q4.24 | solution

Q4.26 | solution

Q4.28 | solution

Q4.31 | solution

Q4.32 | solution

Q4.33 | solution

Q4.35 | solution

CHAPTER 5 Synchronous Sequential Logic | حلول مسائل الكتاب

0/3

Q5.2 | solution

Q5.6 | solution

Q5.7 | solution

CHAPTER 6 Registers and Counters | حلول مسائل الكتاب

EEL 209 – Digital Logic Design | تصميم منطقي رقمي | جامعة المجمعة

0% Complete